The wafer thinning process is essential for reducing the overall thickness of the silicon substrate to meet the requirements of modern, ultra-thin portable electronics.
Before thinning, wafers undergo rigorous optical inspection to identify surface defects, particles, or structural anomalies like bubble inclusions that could cause failure. This step ensures that only high-quality wafers proceed to mechanical processing, preventing yield loss from pre-existing hidden voids. Automated scanners use laser light scattering to detect microscopic particles as small as 90 nm. These inspections characterize parameters like bow, warp, and total thickness variation (TTV). The data collected serves as a baseline for measuring material removal accuracy in subsequent steps.
To protect the delicate integrated circuits on the active front side during mechanical thinning, a protective tape is applied. This tape acts as a buffer against mechanical stress and prevents contamination from the slurry or debris generated during grinding. Recent trends have seen an increase in the use of UV-sensitive tapes, which provide high adhesion during processing but can be easily removed later. The tape must be applied uniformly to avoid inducing asymmetric stress that could lead to wafer bowing. For MEMS devices with exposed membranes, specialized tapes with recessed areas may be used to avoid physical contact with fragile structures.
Mechanical back-grinding is the primary method for bulk material removal, often utilizing diamond tools to achieve high precision. The process typically involves two stages: rough grinding for rapid removal and fine grinding to achieve the final target thickness. High-precision grinders can routinely achieve a thickness tolerance better than 0.5 µm and minimal subsurface damage. After grinding, chemical-mechanical polishing (CMP) is often employed to remove the final layers of mechanical damage and achieve a mirror-like finish. This thinning is critical for technologies like Through-Silicon Vias (TSVs) and 3D chip stacking.
Wafer bumping refers to a packaging step that falls into the back-end-of-line (BEOL) category that creates small metal interconnects, known as bumps, on the surface of a processed semiconductor wafer. These bumps act as the main point of connection between each IC die and the final package substrate. Some of the metals that can be used in creating bumps include gold, tin, silver, and copper. To simplify the manufacturing process, there are three main steps including surface preparation and polyimide dielectric; pattern opening and plating areas with lithography; and solder deposition and reflow.
Surface treatment through plasma cleaning is crucial in order to get rid of tiny particles, contaminants, and native oxides that could potentially affect either the adhesion quality or electrical properties of the product. In this process, the wafer goes into a vacuum chamber, where radio frequency (RF) power creates the plasma of reactive gas ions by ionizing gases. By impacting the wafer with mechanical force and reacting chemically, ions remove unwanted organic residue or thin film on the surface. This dry cleaning method is often preferred over wet cleaning because it minimizes damage to delicate structures and protects the silicon wafer from excessive chemical consumption 1). Remote plasma systems may also be used to minimize the damage of ion bombardment and increase the reaction between chemical radicals. Effectively, this step prepares a pristine interface for the subsequent polyimide layer.
Input
Output
Polyimide spin coating refers to the method by which a homogeneous insulating or passivating layer of polyimide can be applied on the wafer. In this step, a small quantity of the liquid form of polyimide resin is dispensed at the center of a spinning silicon wafer. Under centrifugal action, the resin gets distributed towards the edges, where the speed of rotation, viscosity, and temperature dictate the thickness of the deposited film. At this point, there is usually formation of an edge bead on the wafer edges as a result of solvent evaporation, which then removed using a solvent spray (EBR). Polyimides are preferred in bumping because of their flexibility, heat resistance, and stress-buffer capabilities 2).
Input
Output
The photolithography technique involves defining locations on the polyimide film where openings are going to be etched. The wafer, which by now has been coated with a photosensitive polyimide film, is accurately positioned beneath a photomask bearing the layout using specialized equipment referred to as a stepper. An ultraviolet (UV) beam of light falls on the mask causing chemical modifications in the exposed parts of the polyimide film. Since polyimide often functions as a negative photoresist, the exposed regions become cross-linked and insoluble, while the unexposed areas remain dissolvable. Important factors for this stage include resolution, sensitivity, and alignment; otherwise, one might have lithography “hotspots,” which will destroy any chance of establishing connections 3).
Input
Output
Development removes exposed or unexposed, depending on chemistry that is being used. The development process makes the openings that are needed for the metal to make contact on. The geometry of these openings can have a significant impact because it affects how the metal gets into the openings and the final shape of the bumps.
Input
Output
Curing is a process that changes the spin-coated precursor into a stable film by removing the solvents and finishing the imidization or crosslinking process. Curing conditions that are utilized have a direct impact on a number of important properties such as film stress, dielectric constant, mechanical hardness, moisture uptake and wafer bow. If the cure is incomplete or not uniform, residual solvent may be left in the film, leading to blistering or delamination of the film during later use. The cure is performed as multiple stages to minimize the occurrence of cracking: first there is a soft bake or intermediate drying stage followed by higher temperature curing under controlled ramp rates (up and down).
Input
Output
The seed layer is deposited by physical vapor deposition to create a thin conductive film over the wafer that allows for electroplating and serves as the first part of the UBM stack. In bumping, this layer is frequently Cu-based (often with barrier like Ti/Ni) or may consist of a multilayer stack such as Ti/Cu or equivalent materials. The barrier component adheres to the substrate wafer or dielectric while the conductive element ensures uniform current distribution during plating operations. If there are any discontinuities in the seed layer, then one might find missing bumps after plating due to non-uniformity; hence thickness and coverage over topography become critical parameters to control.
Input
Output
This second spin coating step is associated with coating the photoresist rather than applying the polyimide layer. A thick resist coating is necessary since plating masks require substantial thickness to create well-defined electroplating cavities characterized by a high aspect ratio and clean sidewalls. In wafer bumping, resist thickness, edge bead removal, and uniformity are critical as it determines the eventual bump diameter and whether plating will result in copper mushrooms or copper being undercuts.
Input
Output
The photolithography process uses a mask to expose resist that defines the areas where copper or solder will be plated. The exposed areas on the photoresist film correlate with the location of the bumps or copper pillars, and it needs to be controlled because the plated feature size is directly related to the lithographic aperture.
Input
Output
Once photoresist has been exposed to the photoresist analyzing light (UV), development opens vertical-walled cavities that define bump diameter and height. While soft bake is used to drive out the solvent and stabilize the resist before plating.
Input
Output
The second plasma cleaning is used to remove microscopic residue after the resist development step and to activate exposed surfaces. It also helps lower the amount of trapped contamination causing issues with solder wetting and seed etch uniformity in advanced packaging.
Input
Output
Copper plating is the step for making copper pillars or copper-supported bump structures, using the photoresist mold as a template.
Input
Output
After plating, the thick resist is stripped, leaving free-standing copper pillars or copper pads and the exposed seed layer between them.
Input
Output
The exposed seed/UBM between bumps is etched away to electrically isolate bumps and define final pad dimensions.
Input
Output
When solder is deposited on Cu pillars or pads, once the solder has gone through a reflow cycle in a controlled inert atmosphere, the solder will have melted into spherical forms or solder caps, as well as created stable intermetalics.
Input
Output
See Front-end processes
| Before cutting, the wafer is mounted onto a dicing tape stretched over a metal or plastic frame. The tape keeps the wafer flat and stops the wafer pieces from moving while cutting. After cutting, the tape still holds the wafer pieces in place, so that each piece can be picked up easily. |
|---|
Input
Output
| Laser grooving removes material in the scribe street, such as dielectrics, metals, and low-k stacks, to make a path for the blade or plasma that will be used later to separate the material. This helps to protect the BEOL and seal ring from cracking and coming apart. When choosing a process, it must balance the shape of the groove (for example U-shape) against narrow street size. Also, laser wavelength, beam size, multi-pass method, power; speed, frequency, pitting, and residues. Using ultrashort-pulse (USP) UV grooving can make the edges of the material better reduce the amount of burr, and supports the die be stronger when plasma dicing is combined. |
|---|
- Electricity - N2 - Air - Ultrapure Water - Waste Water
- Electricity - Blade - Process Water - Air - Exhaust
- Electricity
- Electricity
| Once the die are diced, only the selected dies from the wafer map are mounted on the lead frames or substrates using solder, epoxy, or DAF adhesive. The mounting process involves curing/reflowing, wire bonding/flip chip interconnect, encapsulation, and testing. The machine problems and inefficiencies in the pick-and-place movements influence efficiency; genetic algorithms and statistical fault modeling can be used to improve the robot movement and critical factors for shorter transfers. |
|---|
| The back-end manufacturing plants implement mixed consignment production. Strip-level and substrate-level bar-coding is used for the traceability of device type, lot number, and processing, but details about the bar-coding schemes are not provided in the abstracts. |
|---|
- Electricity - Exhaust
| The flip-chip attachment of die uses either solder bumps or copper pillars with solder micro-bumps and flux to eliminate oxides and allow for wetting to occur between the die and substrate. |
|---|
- Electricity - Flux - N2
| Reflow processes should completely wet the solder, provide coplanarity and height control of bumps, and prevent void formation or non-wet opens. The use of 3D laser measuring equipment to measure coplanarity and bump height is essential for process control and quality assurance in flip chip applications. |
|---|
- Electricity - N2 - Exhaust
| When traditional fluxes are used, the subsequent cleaning step in an aqueous medium should effectively clean residues, considering that the clearance is extremely small and that the die thickness is limited. |
|---|
- Electricity - Ultrapure Water - Waster Water
- Electricity - Exhaust
- Electricity - O2 - Exhaust
- Electricity - N2 - Adhesive (underfill) - Exhaust
- Electricity - Exhaust