Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| pcb_manufacturing [2026/06/05 16:07] – [5. Drilling] marie | pcb_manufacturing [2026/06/05 23:52] (current) – [2. Inner layer printing and etching] sophie | ||
|---|---|---|---|
| Line 36: | Line 36: | ||
| ** 2.4. Developpment ** | ** 2.4. Developpment ** | ||
| - | In previous steps, specific parts of the resist film have been polymerized through UV light exposure. In this step, the unwanted part of the film (unexposed) | + | In previous steps, specific parts of the resist film have been polymerized through UV light exposure. In this step, the unwanted part of the film will be removed to reveal the copper. |
| Line 123: | Line 123: | ||
| -------------------------------------- | -------------------------------------- | ||
| - | |||
| ## 6. Electroless copper deposition | ## 6. Electroless copper deposition | ||
| - | Copper needs to be deposited inside holes to ensure | + | Copper needs to be deposited inside holes to ensure |
| <figure center blank|fig_label> | <figure center blank|fig_label> | ||
| Line 135: | Line 134: | ||
| ** 6.1. Cleaning ** | ** 6.1. Cleaning ** | ||
| - | The first step is to chemically clean holes from any residue | + | The first step is to chemically clean the holes of any drilling |
| ** 6.2. Activation ** | ** 6.2. Activation ** | ||
| - | The surface is then activated | + | The surface is then activated, meaning slightly etched, to enhance the copper deposition. |
| ** 6.3. Copper deposition ** | ** 6.3. Copper deposition ** | ||
| Line 151: | Line 150: | ||
| -------------------------------------- | -------------------------------------- | ||
| - | |||
| ## 7. Plating (optional) | ## 7. Plating (optional) | ||
| - | More copper needs to be added on the surfce in a thicker layer (about 5-8µm) | + | A thicker layer of copper |
| * Panels are cleaned with acid and rinsed to have a clean surface during deposition. | * Panels are cleaned with acid and rinsed to have a clean surface during deposition. | ||
| - | * The panel is then connected to a cathode and immerged | + | * The panel is then connected to a cathode and immersed |
| - | --------------------------------------- | + | -------------------------------------- |
| + | - | ||
| ## 8. Back-drilling (optional) | ## 8. Back-drilling (optional) | ||
| - | The back-drilling | + | The back-drilling |
| -------------------------------------- | -------------------------------------- | ||
| Line 171: | Line 170: | ||
| **9.1. Image transfer** | **9.1. Image transfer** | ||
| - | This step is focused on transferring the outer layer pattern on the board to deliver the functionality of the device. The same method as for the inner layer imaging is used (photosensitive film, mask, and UV light). However, in the inner layers | + | This step is focused on transferring the outer layer pattern on the board to deliver the functionality of the device. The same method as for the inner layer imaging is used (photosensitive film, mask, and UV light). However, in the inner layer imaging process, |
| **9.2. Development** | **9.2. Development** | ||
| - | Then the unwanted photoresist is taken out during the developing step, just like the inner layer developing step. The panel is immerged | + | Then the unwanted photoresist is taken out during the developing step, just like the inner layer developing step. The panel is immersed |
| <figure center blank|fig_label> | <figure center blank|fig_label> | ||
| Line 184: | Line 183: | ||
| ------------------------------------- | ------------------------------------- | ||
| - | |||
| ## 10. Plating | ## 10. Plating | ||
| Line 194: | Line 192: | ||
| ** 10.2. Tin deposition ** | ** 10.2. Tin deposition ** | ||
| - | Then, to protect the copper in the next process steps a thin tin layer is deposited with the same pattern, | + | Then, to protect the copper in the next process steps, a thin tin layer is deposited with the same pattern, again using the electroplating process, but with a chemical solution |
| <figure center blank|fig_label> | <figure center blank|fig_label> | ||
| Line 202: | Line 200: | ||
| -------------------------------------- | -------------------------------------- | ||
| - | |||
| ## 11. Outer layer etching | ## 11. Outer layer etching | ||
| Line 208: | Line 205: | ||
| **11.1. Stripping** | **11.1. Stripping** | ||
| - | In this process all the remaining photoresist is removed from the panel, outlining the final tin-protected copper design. The resist | + | In this process, all the remaining photoresist is removed from the panel, outlining the final tin-protected copper design. The photoresist |
| Line 221: | Line 218: | ||
| --------------------------------------- | --------------------------------------- | ||
| - | |||
| ## 12. Optical inspection | ## 12. Optical inspection | ||
| Line 231: | Line 227: | ||
| ## 13. Solder mask | ## 13. Solder mask | ||
| - | The solder mask is added to protect the metal from oxidation and the pattern from being deteriorated. | + | The solder mask is added to protect the metal from oxidation and the pattern from being deteriorated |
| Line 246: | Line 242: | ||
| The surface is covered to protect areas that needs it (connection of components do not need protection) to prevent oxidations and provide insulation. | The surface is covered to protect areas that needs it (connection of components do not need protection) to prevent oxidations and provide insulation. | ||
| - | First, the surface is pumiced (mechanical brushing or chemical etching) to roughened the surface to promote adhesion of the solder mask. The panel is then rinsed and dried to prevent copper corrosion. Then the liquid solder mask is applied on bottom and top surfaces using the stray-coating or a silk screen (one side and then the panel is flipped to conduct the same process on the other side). The solder mask is then hardened | + | First, the surface is pumiced (mechanical brushing or chemical etching) to roughened the surface to promote adhesion of the solder mask. The panel is then rinsed and dried to prevent copper corrosion. Then the liquid solder mask is applied on bottom and top surfaces using the stray-coating or a silk screen (one side and then the panel is flipped to conduct the same process on the other side). The solder mask is then hardened during the pre-cure process so that it stays in place, forming |
| **13.3. Solder mask exposure** | **13.3. Solder mask exposure** | ||
| Line 273: | Line 269: | ||
| - | --------------------------------------- | + | -------------------------------------- |
| + | - | ||
| ## 14. Legend | ## 14. Legend | ||
| Line 282: | Line 279: | ||
| ## 15. Surface finish | ## 15. Surface finish | ||
| - | The surface finish can either be ENIG, tin immersion, or HASL. The ENIG surface finish is the most common one and tin immersion is often chosen for applications using press fit pins. | + | The surface finish can either be ENIG, tin immersion, or HASL. The ENIG surface finish is the most common one and tin immersion is often chosen for applications using press fit pins. This step is important because it allows customers to add components to the PCBs and prevents copper oxidation. |
| **Electroless Nickel and Immersion Gold (ENIG) ** | **Electroless Nickel and Immersion Gold (ENIG) ** | ||
| - | This step is important because it allows customers to add components to the PCBs and prevents copper oxidation. This process is very complexes. | + | The ENIG process is very complex. |
| - | First, the panel goes into a series of chemical | + | The panel goes into a series of chemical |
| Gold is applied in a very thin layer (less than 1µm) to protect the nickel from oxidation. | Gold is applied in a very thin layer (less than 1µm) to protect the nickel from oxidation. | ||
| Line 297: | Line 294: | ||
| ** Tin immersion ** | ** Tin immersion ** | ||
| - | First, the panel undergoes a UV exposure to fully cure the solder mask (if not tin can interact with it), then an acid solution is poured on the surface to clean it and roughened it and chemicals are rinsed out with water. Tin is applied in a very thin layer forming a bond with copper. Then, the PCB is cleaned in warm water and dried. This surface finish is more afordable compared to the ENIG process. | + | First, the panel undergoes a UV exposure to fully cure the solder mask (if not, tin can interact with it), then an acid solution is poured on the surface to clean it and roughened it and chemicals are rinsed out with water. Tin is applied in a very thin layer forming a bond with copper. Then, the PCB is cleaned in warm water and dried. This surface finish is more afordable compared to the ENIG process. |
| Line 312: | Line 309: | ||
| **V-socre** | **V-socre** | ||
| - | Rotating blade on the upper and lower part of the panel creating a “V-shape” pattern where we want the separation of two PCB to be. The depth of the V-shaped lines is closely controlled. | + | Rotating blade on the upper and lower part of the panel creating a “V-shape” pattern where we want the separation of two PCB to be. The depth of the V-shaped lines is closely controlled. The separation itself will be performed later in the supply chain. |
| ** Routing** | ** Routing** | ||
| Line 324: | Line 321: | ||
| **17.1. Electrical test** | **17.1. Electrical test** | ||
| - | This step is important to check if the circuit has the right connexions: we are looking for any unexpected short- or open-circuit that would translate a wrong functioning of the PCB. Two method exists to do so: the flying probe test (suitable for smaller volumes and prototypes: each electrical net is tested individually) and the bed of nail or fixture machine (suitable for large batches: all electrical nets are tested simultaneously). The 4-wire kelvin test can also be conducted, in addition of the previous one to check net continuity and resistance. | + | This step is important to check if the circuit has the right connections: we are looking for any unexpected short- or open-circuit that would translate |
| ** 17.2. Final inspection** | ** 17.2. Final inspection** | ||
| - | Then each PCB must be inspected to check that there are no remaining defaults in their functioning. Visual checking | + | Then each PCB must be inspected to check that there are no remaining defaults in their functioning. Visual checking and a wide range of other tests are performed to identify any remaining |
| -------------------------------- | -------------------------------- | ||